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From the acceleration cavities point of view, the PSB has always been operated in a 
much simpler way than the PS in the sense that the injected beam, after capture, was 
accelerated to the required ejection energy without the need of sophisticated gymnastics. The 
acceleration voltage, although varying during the cycle, never dropped below a minimum 
value of few hundred volts and the frequency sweep always started at a nearly fixed injection 
value. This was true regardless of the kind of particles being accelerated. 
Due to this invariance among the cycles it was simple and safe to preset the cavity 
tuning current to a fixed value, corresponding to the injection frequency, by means of a 
potentiometer and close the AVC and Tuning loops at a fixed time in the cycle, well before 
injection, by means of a trigger pulse provided by the timing system.  
When the new Linac 3 came into operation in mid 1994 a new scheme was introduced 
for ions acceleration. It implied opening and closing the AVC and Tuning loops more than 
once per cycle, and therefore handling more than one trigger pulse, and also, due to the 
change of the harmonic number, starting at different frequencies. 
A temporary solution allowing this kind of operation with the existing low level 
electronics has been implemented, but it is clear that a higher flexibility is now needed. 
An even higher degree of flexibility will be needed in the days of LHC when, according 
to the evolution foreseen for the C08 rf system, the same cavity will be PPM operated over 
two bands (1.2 MHz - 3.9 MHz or 3 MHz - 8.5 MHz). 
It was therefore decided to design new tuning electronics able to cope with the new 
requirements and the opportunity was taken to achieve the following goals : 
 
a - Operation with the minimum number of external signals. 
b - Starting operation at any frequency in the cavity range. 
c - No use of timing pulses. 
d - Wide frequency range (0.5 MHz - 20 MHz). 
e - Optional operation with Tuning current and loop-gain pre-program. 
f - Multi-band operation. 
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The result is a  two-modules tuning system composed of the ‘Tuning Control Loop’ 
presented in this note and the ‘Tuning Loop Programs’ (PS/RF-HC 3192) described in a 
separate note. 
To achieve the goals listed above and still allow an easy adjustment of the module, the 
‘Tuning Control Loop’ actually integrates four sub-modules implementing special functions 
mainly dedicated to rf phase discrimination. 
The mentioned sub-modules are listed below and each is described by a dedicated note: 
PS/RF-HC 3187  -  90 Degrees Shifter 
PS/RF-HC 3188  -  Rf Multiplier 
PS/RF-HC 3189  -  Rf Amplitude Normalizer 
PS/RF-HC 3190  -  Variable Gain Amplifier 
Integrating the sub-modules into the main ‘Tuning Control Loop’ is a good way of 
obtaining an easy to use tuning control system while the implementation of the programs on a 
separate plug-in avoids unjustified complexity for all cases where no programming is required 
and the ‘Tuning Control Loop’ can be used alone. 
 
 
2. CIRCUIT DESCRIPTION 
The three main parts composing the ‘Tuning Control Loop’ are shown in the block 
diagram of figure 2.1. and described below while the complete schematic diagram (PS/RF-HC 
3191/2-4) is shown in annex. 
 
2.1 Phase Discrimination Block 
The phase difference between two rf signals, namely RfGap and RfGrid, is measured by rf 
multiplication. Such a technique presents the advantage of removing all harmonic 
components present in one of the two signals provided the other one is a pure sinusoid of the 
same frequency. This condition is verified with good approximation in our acceleration 
systems where a high quality factor resonator (the acceleration cavity) removes most of the 
harmonic distortion introduced by the amplifier chain or induced by the beam. The grid signal 
is usually very rich in harmonics and it would be difficult to filter them out in wide bandwidth 
swept systems. 
Let the two rf signals applied to the ‘Rf Amplitude Normalizer‘ be 
( )Rf V t Rf V tgap gap grid grid= + =cos ; cos( )ω ϕ ω  
 
where ϕ is the angle to be measured. 














Figure 2.1 - Tuning Control Loop Block Diagram 
 
The ‘Rf Amplitude Normalizer‘ will amplify the two signals by the factor k required to 









and the two outputs will be 
 
(Rf gap)’ = k Vgap cos(ωt + ϕ) ;  (Rf grid)’ = k Vgrid cos(ωt) 
After normalization, the gap signal will go through the 90° phase shifter so we obtain 
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(Rfgap)’ = k Vgap cos(ωt + ϕ + π/2) = - k Vgap sin(ωt + ϕ) 
Multiplication of the two signals in the rf multiplier will give  
 
Vmult = (- k Vgap sin(ωt + ϕ) k Vgrid cos(ωt))amult 
 




1  is the normalization factor introduced by the multiplier chip and required to 
preserve dimension consistency. 
After multiplication Vmult goes through a low-pass filter, so as to remove the 2ωt 
component, and is then amplified by a factor of 20. 
If other harmonic components were present in the Rfgrid signal they would result in 
additional ‘nωt’terms (n = 1,2...) and would also be filtered out leaving the ‘sin(ϕ)’ term 
unchanged. 
At the rf multiplier output the signal will thus be  
 
( )( )[ ]V 10 k V k V sin( ) aphase gap grid mult= − ϕ  
 









sin( )ϕ  (1) 
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From the last two equations it can be seen that, provided |Av| is constant, the phase 
measurement will be proportional to sin(ϕ) and its rate of change vs ϕ is maximum at ϕ = 0. 
In the particular case where the two rf signals are related in amplitude and phase to a 
resonant circuit, the phase discrimination block implements the “Normalized Reactive Power 
Detector’ described in Ref. [1] and thus measures the reactive power divided by the power 
lost in the resonant circuit. 
For a parallel R, L, C circuit driven by a current generator of amplitude I, the voltage 






Expressing Y as a function of the circuit resonant frequency f0 and quality factor Q gives 
 
( )[ ]Y f R jQ f f f f( ) = + −
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The power lost in the circuit is given by the real part of the equation  
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while the imaginary part gives the reactive power 
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Assuming the resonator is driven by the mutual conductance gm dependent on the grid 













where Av0 = gm R is the voltage gain at resonance. 
The phase ϕ between Vgap and Vgrid is the argument of Y(f)  
 ( )[ ]ϕ = −−tan 1 0 0Q f f f f  
Introducing the expressions of |Av| and ϕ in the equation of Vphase, we get  
 6
 ( )v V
A






0 0  
which is exactly the equation of the normalized reactive power times the constant 10Vref2/Av0. 
Note that Av0 refers to the ratio of RfGap and RfGrid at the ‘Rf Amplitude Normalizer‘ 
inputs which accept signals in a limited dynamic range. 
To avoid saturation of the module the maximum Rf Gap signal should be adjusted to be 
slightly below the maximum accepted level (+4 dBm). 
For the same reason the cavity de-tuning must be taken into account and the Rf Grid 
signal should be set so as to get Av0 ~ 2. 
Also note that Vphase sign inversion can be introduced in the Rf Multiplier module.  
 
2.2 Output Stage Block 
Before treating the Phase Loop Block we have to consider the Output Stage since its 
transfer function has to be taken into account for the definition of the compensation network 
in the error amplifier. 
One of the requirements of the new tuning electronics is the ability to start the tuning 
control process at any frequency within the cavity range. This can be achieved by a closed-
loop system but the transient occurring at the time when the loop is actually switched from 
open to closed will depend on the rest condition. Since ferrite cavity tuning implies handling 
of high currents (hundreds or thousand amperes) in inductive circuits, the transient can last a 
relatively long time, which might be not compatible with beam operation requirements. 
Moreover, during the transient the rf power stages might be heavily overloaded and trigger 
the protection circuits. 
To limit both overloading and transient, the tuning current as a function of frequency 
can be pre-programmed and applied to the system in a feed-forward process, leaving to the 
phase loop the task of making fine corrections. 
This kind of operation is therefore a combination of closed and open-loop techniques 
and requires from the tuning system a certain degree of linearity to simplify the determination 
of the pre-programmed functions. 
In the output stage the error correction generated in the phase loop block is added to the 
tuning current program coming from an external module. Before being applied to the output 
buffer and to the voltage-to-current converter, the resulting signal goes through two 
protection circuits: the tuning current limiter, a simple protection intended to avoid 
overloading the tuning amplifier, and the slew-rate limiter which prevents generating fast 
tuning current changes which would induce excessively high voltages across the tuning 
amplifier inductive load. 
The slew-rate limiter (IC6, IC7, IC8 and relative components shown in the annexed 
schematic diagram) is built around an integrator included in a loop. 
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For non-limiting input signals the output stage transfer function (SK8 to SK 9) is shown 
in Figure 2.2. 
It has a unitary gain with a low-pass behavior having a -3dB cut-off at  
 ( )fc
R R R









On the other hand, if the input signal is such that the output of IC6 is limited by DZ5 or 












550 mV / ms  























Figure 2.2 - Output Stage Transfer Function 
 
After the tuning current limiter, the output buffer boosts the signal for monitoring or 
tuning control purposes but since the existing PSB tuning amplifiers require a current driving 
signal with a scaling factor of ~60 A/mA a voltage-to-current converter is also included. 
The tuning amplifiers consist of ~100 parallel cells and the amplifier gain (Iout/In), 
although quite linear, is proportional to the number of active cells. For improved reliability 
the tuning amplifiers can also work with some failed cells but, of course, with a reduced gain. 
Moreover, the amplifiers exhibit an offset in the Iout/Iin transfer function. 
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Although these imperfections can be hidden by inserting the tuning amplifier in a 
closed-loop, they must be compensated in case of open-loop (feed-forward) operation. The 
voltage to current converter allows therefore easy adjustment of its mutual conductance dI/dV 
as well as offset compensation so as to obtain the selected scaling of 300A/V from the I 
program input to the tuning amplifier output. 
The two internal tuning current references (100 A and 600 A) are intended for quick 
adjustment of the scaling either in case of first installation of the module or to compensate 
tuning amplifier gain variations due to cell failure.  
 
2.3 Phase-Loop Block 
In the phase-loop block the measured phase is summed to a fixed offset voltage and to 
an external program so as to generate the loop-error signal which is then applied to the 
amplification and frequency compensation stages. 
The loop gain can be modified in both a static and a dynamic way by the loop-gain 
potentiometer ( P3 ) and the variable gain amplifier respectively. 
The last item has been implemented for two main reasons:  
 
a - The loop gain is proportional to the first derivative of the phase discriminator 
output signal vs. phase which, in turn, is proportional to the resonator Q. For ferrite 
loaded cavities Q depends on the resonant frequency and gap voltage in a non-
linear way so that it might require compensation. 
b - Multi-band operation will require band selectable loop-gain control.  
The variable gain amplifier allows linear loop-gain control with a gain factor from 0.01 
























Figure 2.3 - Overall Transfer Function 
 
Since the output stage has a low-pass response with fc = 280 Hz, the frequency 
compensation network has been dimensioned to behave as an integrator below fc and to 
provide constant gain of -6 dB above fc so that the overall response will be analogous to that 
of a pure integrator. With full gain 0 dB is at 800 Hz. 
The transfer function measured from the Phase Program Input (SK 6) to the output (SK 
9) with the gain set to 10% of maximum is shown below (Loop Gain pot set at 20% and Gain 
Program is 5V). 
Three conditions must be fulfilled to gate the error signal to the output stage and thus 
operate the system in closed-loop : 
 
a - The ‘Rf Normalizer‘ detected level, which is proportional to the Rf Gap level, must 
be higher than the corresponding reference. 
b - Veto 1 (SK1) must be higher than the corresponding reference. 
c - Veto 2 (SK 14) must be +6V or open circuited. 
Condition ‘a’ insures that the Rf Gap signal is compatible with the level required by the 
phase discriminator for correct operation. Nevertheless it does not protect against low Rf Grid 
signal and since the beam can induce enough rf voltage on the cavity, condition ‘b’ is required 
to make sure the AVC loop is active. It can be used either with a logic or an analog signal 
such as the voltage program. Condition ‘c’ is intended for remote control of the tuning loop. 
Phase error indication is generated in case of closed-loop operation. Where required, it 
can be used for equipment protection. 
 
 
3. TECHNICAL CHARACTERISTICS 
 
Working Frequency 0.5 - 20 MHz  
    
Inputs    
    
Rf Gap , Rf Grid max. level +4 dBm Absolute max. is +10 dBm 
 
Rf Gap , Rf Grid min. level -56 dBm  
 
Phase Measurement Error for Rf 
Gap, Rf Grid phase difference of 




Deg Rf Gap = +4 dBm to -36 dBm 
Rf Gap = -36 dBm to -56 dBm 
 
As defined by equation 1 and : 
f = 0.5 MHz - 20 MHz 
Vref = 0.5 Vp,  |Av| =1  
 
I Program Scaling 300 A/V  
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I Program Range 0 - 5 V  
 
G Program Scaling 10 %/V 10 V = 100% 
 
G Program Range +/- 10 V Note that a negative ctl voltage 
introduces 180° phase shift. 
 
Phase Program Scaling   Depending on operation as 
defined in 2.1 
 
Phase Offset   0.2 times the Phase Program 
Scaling 
 
Veto 1 Input +/- 5 V Adjustable threshold level. 
Closed-loop enabled when 
input>reference. 
 
Veto 2 Input Low <1 
High >4 
V Low = Closed-loop inhibit. 
High = Closed-loop enable. 
 
    
Outputs    
    
Phase monitor   Depending on operation as 
defined in 2.1 
 
Voltage Outputs 0 - 5 V  
 
Voltage Output Scaling 300 A/V  
 
Current Output 0 - 50 mA  
 
Current Output Scaling 60 +/-30 A/mA Adjustable 
 
Current Output Offset 0.2 - 1.2 mA Adjustable 
 
Phase Monitor Scaling   Depending on operation as 
defined in 2.1 
 
Phase Error Monitor Scaling   5 times the Phase Mon Scaling 
 
 
Error 0 or +6 V Error true is +6 V 
 
    
References    
    
Rf Normalizer Comparator    
 11
                               Ref 






0 dBm ~ -55 mV 
 
Veto 1 Comparator +/-6 V  
 





   
Transfer Functions    
    
Output Stage ( I Prog to V Out ) 1
1 2 280+ s π
  SK8 to SK9 or 
SK8 to SK 10 
    
Overall ( Phase Prog to V Out ) 1
2 800s / π
  SK 6 to SK9 or 
SK6 to SK10 
Gain Prog = 10 V 






1 Preliminary Check 
  
1.1 By visual inspection verify that the module does not present evident manufacture 
errors and verify that it has been properly cleaned. 
1.2 Verify that all required supply voltage are present and that V across C35 is 6.2 +/- 
125 mV 
1.3 Connect a 100Ω resistor in series with an ampere meter between +12 V supply and 
Q3 collector. 
1.4 Set JMP1 in the RF Multiplier to ‘NORMAL’ 
  
2 Scaling Reference Adjustment 
  
2.1 Position SW1 on the 0A position and adjust P16 so as to obtain +/- 2 mV on IC13 pin 
6.  
2.2 Position SW1 on the 100A position and adjust P18 so as to obtain 333 mV +/- 1 mV 
on IC13 pin 6. 
2.3 Position SW1 on the 600A position and adjust P17 so as to obtain 2000 mV +/- 2 mV 
on IC13 pin 6. 
  
3 Veto 1 and Veto 2 Test 
  
3.1 Set Ref Veto 1 Comparator Reference at -1V and leave Veto 1 and Veto 2 inputs 
open. 
Verify that IC14 pin 3 is high ( >4.5 V ). 
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3.2 Apply -2 V on Veto 1 input and leave and Veto 2 input open. 
Verify that IC14 pin 3 is low ( < 2 V ). 
3.2 Leave Veto 1 input open and load Veto 2 input  with 50Ω. 
Verify that IC14 pin 3 is low ( < 2 V ). 
  
 
4 Error + Program Adder and Tuning Current Limiter Adjustment 
  
4.1 Load I Bias Program Input with 50Ω, set SW1 at 0Α, remove IC7 and short IC7 pin 6 
to ground. 
Adjust P9 so as to obtain 0V +/- 2 mV on IC8 pin 6. 
Adjust P7 so as to obtain 0V +/- 2 mV on IC7 pin 6. 
4.2 Re-install IC7 and remove short circuit from IC7 pin 6. 
Adjust P7 so as to obtain 0V +/- 2 mV on IC7 pin6. 
Verify that IC9 pin 3 is 0V +/-2 mV. 
4.3 Set P11 at maximum. 
Adjust P1 so as to obtain 0V +/- 2 mV on IC9 pin2. 
Verify that IC10 pin 3 is 0V +/-2 mV. 
  
5 Voltage to Current Converter and Output Buffer Adjustment 
  
5.1 Following from point 4.3  IC10 pin 3 is 0 +/-2 mV. 
Set P15 at minimum. 
Adjust P12 so as to obtain 0V -0 / + 2mV on IC11 pin 3. 
5.2 Adjust P13 so as to obtain 0V +/- 2mV on IC12 pin 8. 
  
6 Scaling Gain and Offset Preset 
  
6.1 Set P14 so as to read 500 μA +/- 10 μA on the ampere meter connected at point 1.3 
6.2 Remove 50Ω load from I Program input and apply +1.000 V +/- 2 mV 
6.3 Adjust P15 so as to read 5500 μA +/- 50 μA on the ampere meter connected at point 
1.3 
  
7 Output Stage Test 
  
7.1 From point 6.2 the I Prog input voltage is +1.000V +/- 2mV. 
Verify that the output voltage on SK9 and SK10 is +1V +/-5mV. 
7.2 Using the test set-up shown in figure 4.1 measure the Output Stage transfer function 
and verify that the -3dB frequency is 280+/-20% Hz (Network Analizer Pout =-10 
dBm and Res.Bandwidth=20 Hz  - reference is Fig. 2.2) 
  
8 Loop Switch Test 
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8.1 Apply a -10 dBm 1 MHz signal on Rf Gap input. 
Set the Ref Rf Normalizer to -350 mV ( P6 ) 
Set the Ref Veto 1 comparator to -1 V ( P10 ) 
Leave Veto 2 input open 
Verify that led ‘LOOP CLOSED’ lights. 
8.2 Set the amplitude of the 1 MHz Rf signal at -30 dBm 
Verify the led ‘ LOOP CLOSED’ goes off. 
  
 
9 Phase Error Detector Adjustment 
  
9.1 Same conditions as point 8.1. 
Set Phase offset pot ( P2 ) at 50% 
Set P4 so as to obtain +2.45 V on IC4 pin 7 
Set P5 so as to obtain -2.45 V on IC4 pin 4 
9.2 Verify that applying to the Phase Program input ( SK 6 ) voltages below      -480 mV 
or above +480 mV the voltage on SK 15 goes high ( >4 V ). 
  
 
11 Overall Transfer Function Measurement 
  
11.1 Same conditions as point 8.1. 
Using the test set-up shown in figure 4.2 measure the Overall transfer function and 
verify that the gain at f = 80 Hz is 0 +/-4 dB (Network Analizer Pout = -30 dBm, 
Res.Bandwidth = 20 Hz - reference is Fig. 2.3). 
ATTENTION :  The transfer function being measured has a behavior equivalent to 
that of a pure integrator. The output is therefore very sensitive to dc offsets and noise. 
The measurement must be therefore done : 
- in a time < 1s 
- with the gain pot set at 20% 
- leaving the Gain Program input open (Var Gain Amp has a gain of 0.5) 
- Adjusting the Phase offset so as to stabilize the output voltage (SK 10) in the linear 
region (0.5 to 3 V) and making sure it stays in this region during the whole 
measurement. 
  
12 Phase Discrimination Test 
  
12.1 Using the test set-up shown in figure 4.3 measure the response of the discrimination 
block with the conditions defined at points 12.2 and 12.3 
12.2 - Frequency Sweep = 0.5 MHz  to 20 MHz 
- Sweep time = 50ms 
- Rfgap = Rfgrid = +4 dBm to -36 dBm 
-140 mV < Vphase mon < 140 mV 
- Rfgap = Rfgrid = -36 dBm to -56 dBm 





13.1 Remove the 100Ω resistor connected at point 1.3 
13.2 Put a drop of paint on all pots except those on front panel.  
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